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ABSTRACT 
 
 
For more than two decades, multilevel inverter technology has drawn tremendous interest 
among researchers from industry and academia in recent years due to its superior 
performance. In this regards,the main objectives of this this thesis are to study, modeling, 
design and develop a prototype  of a three-phase cascaded H-Bridge Multilevel inverter 
(CHB-MLI) based on Newton-Raphson technique that aims to analyze the performance of 
the inverter output  for harmonic minimization. The source codes programming based on 
Newton-Raphson method was developed, and then stored into the Digital Signal Processing 
(DSP) TMS320F2812. The proposed controller based on Newton Raphson was applied to 
CHB-MLI. The optimization of this system had managed to minimize the harmonic contents 
of the inverter output. Besides, the experimental results of the developed prototype are 
discussed. In addition, the performance of the proposed system was compared between 
simulation and experimental results for both Optimization and Non-optimization techniques. 
The Optimization of this system had been capable in reducing the harmonic contents of the 
inverter output. Thus, optimization and Non-optimization of the CHB-MLI system had been 
successfully demonstrated in this study. Finally the development of a three phase CHB-MLI 
based on DSP, its controller  and power electronic devices would be a challenging future 
research in minimize the content of  harmonic of the inverter output. 
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ABSTRAK 
 
 
Selama lebih dua dekad, teknologi penyongsang pelbagai peringkat telah menarik minat 
hebat sekali dalam kalangan para penyelidik dari industri dan ahli akademik sejak tahun 
kebelakangan ini akibat prestasinya yang unggul. Dalam konteks ini, objektif utama tesis 
ini untuk kajian, permodelan, rekabentuk dan membangunkan sebuah prototaip yang 
Jambatan-H Jujukan Berbilang Aras Litar Penyongsang (JHJ-BALP) untuk tiga fasa 
berdasarkan teknik Newton Raphson yang bertujuan untuk menganalisa prestasi litar 
penyongsang bagi pengurangan pengeluaran harmonik. Sumber kod pengaturcaraan 
berasaskan kaedah Newton Raphson telah dibangunkan, dan kemudian disimpan ke dalam 
Pemprosesan Isyarat Digital (PID) TMS320F2812. Pengawal yang dicadangkan adalah 
berdasarkan Newton Raphson dan ia digunakan untuk (JHJ-BALP). Pengoptimuman 
sistem ini telah berjaya untuk mengurangkan pengeluaran kandungan penyongsang 
harmonik . Selain itu, keputusan ujian prototaip dibangunkan juga telah dibincangkan. Di 
samping itu, prestasi sistem yang dicadangkan adalah dibanding antara simulasi dan uji 
kaji bagi memperoleh keputusan teknik pengoptimuman dan tidak-pengoptimuman. 
Pengoptimuman sistem ini telah berupaya mengurangkan kandungan keluaran 
penyongsang harmonik. Oleh itu, pengoptimuman dan tidak-pengoptimuman sistem (JHJ-
BALP) telah berjaya dibuktikan dalam kajian ini. Akhirnya pembangunan tiga fasa (JHJ-
BALP) berdasarkan (PID), pengawal dan peranti elektronik kuasa memberi cabaran 
dalam penyelidikan masa hadapan bagi mengurangkan kandungan pengeluaran 
penyongsang harmonik . 
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CHAPTER 1 
 
INTRODUCTION 
 
1.1 Background 
The multilevel inverter concept has been employed to decrease harmonic distortion 
(Gobinanth, K., & Mahendran, S., 2013) in the output waveform without decreasing the 
inverter power output. It has several advantages, such as lower switching frequency and 
switching losses, lower voltage device evaluation, lower harmonic distortion, high power 
quality waveform, higher efficiency, reduction of electromagnetic interference (EMI), and 
interfacing renewable energy sources, such as photovoltaic to the electric power grid (S. 
Suresh Kota, 2012). Nevertheless, at present, three common topologies of multilevel inverter 
have been proposed, which are diode-clamped, flying capacitors (FCs), and cascaded H-
bridge (CHB) (Akshay K. Rathore, & zjoachim Hotlz, 2010).  
Furthermore, the type of multilevel inverter that uses a single DC source rather than 
multiple sources is the diode-clamped multilevel inverter. Meanwhile, the FC type is 
designed by a series connection of capacitor-clamped switching cells. 
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 Lastly, the CHB type, which can be series or parallel connected, also consists of a 
series of H-bridge cells to synthesize the required voltage from several separate DC sources, 
which are recoverable from batteries, fuel cells, renewable energy or ultra-capacitor (Panda, 
Kaibalya Prasad,  
Sahu, Bishnu Prasad, & Samal, 2013). Besides, this CHB topology has the least components 
for a given number of levels (Colak et al., 2011). Thus, CHB is more advantageous among 
other multilevel inverter topologies. Moreover, an appropriate switching angle has to be 
generated by using optimizing techniques to control the switching frequencies of each 
semiconductor switches connected. Thus, insulator gate bipolar transistor (IGBT) is an 
example of semiconductor switches that are switched on and off in any ways to keep the 
percentage of total harmonic distortion (THD) to its minimum value. These switches also 
have low block voltage and high switching frequency. 
 
1.2 Problem Statement 
Multilevel inverters, an approach for harmonic cancellation, have gained worldwide 
interest. They provide an output with desired waveform that exhibits multiple-steps voltage-
levels with minimum distortion. Besides, the modulation control signal is required in a 
multilevel inverter to generate the synthesized desired output waveform. This is to generate 
the desired fundamental frequency while minimizing higher-order harmonic content.  
 
 
 
In fact, four control methods are commonly used in the multilevel inverters. These 
methods are traditional PWM control, selective harmonic minimization, space vector 
